

(3 Hours)

- N.B:** (1) Question No.1 is compulsory.
 (2) - Solve any three questions from the remaining five.
 (3) Figures to the right indicate full marks.
 (4) Assume suitable data if required and mention the same in the answer sheet.

1 Solve any four :

- (a) What are performance parameters of current source/sink? How to improve the same
 (b) For the circuit shown in Fig 1a find gain of amplifier if $(W/L)_1 = 50$; $(W/L)_2 = 10$,
 $\mu_n/\mu_p = 3$, $I_1 = 0.75\text{Is}$.




Fig 1a

- (c) Explain various types of errors associated with sample and hold circuit.
 (d) Explain the effect of V_{in} , CM on Drain Currents of M_1 and M_2 , V_p , and V_{out1} & V_{out2} with respect to differential amplifier shown in Fig 1d




Fig 1d

- (e) In resistive load common source amplifier $R_D = 1.5\text{K}$, $V_{DD} = 5\text{V}$, $V_{TH} = 1\text{V}$, $\mu_n C_{ox} = 100\mu\text{A/V}^2$
 Find size of transistor if required gain is 4.

- (a) Explain the various trades off in analog design with the help of Analog Octagon. 10
 (b) Derive expression voltage gain of saturated load NMOS common source amplifier and show that its gain is independent of bias currents 10
 (c) Explain in detail working of switched capacitor Differentiator with neat circuit diagram and appropriate waveforms. 10

TURN OVER

(b) Small-signal differential voltage gain $A_v > 100V/V$, higher cut-off frequency $f_{sc} > 100KHz$, Slew Rate $SR \geq 10V/\mu S$, $C_L = 5pF$, Input common Mode Range (ICMR) Design current mirror load differential amplifier to meet the following specifications) $V_{DD} = 2.5V$, $V_{SS} = -2.5V$. Use transistors with $V_{TN} = 0.7V$, $\mu nCox = 110\mu A/V^2$, $\lambda_n = 0.04V^{-1}$, $V_{TP} = -0.7V$, $\mu pCox = 50\mu A/V^2$, $\lambda_p = 0.05V^{-1}$

- 4 (a) Explain with the help of neat diagram working of CMOS band gap reference generator and derive the expression for its output voltage.
- (b) Explain in detail working of charge scaling DAC. What are the limitation of charge scaling DAC and how to overcome the same?
- 5 (a) Explain working of successive Approximation Register (SAR) ADC.
- (b) Consider 4-bit DAC with following measured output voltage with $V_{ref} = 5V$. Find DNL and INL. Does this DAC provide 4-bit resolution?
 {0.00:0.3191:0.625:1.1375:1.025:1.9625:1.755:2.1875:2.5:2.8125:3.125:3.5175:3.75:4.0625:4.195:4.7875}

- 6 Write short notes on any four
 - (a) Mixed Signal layout issues
 - (b) Cyclic ADC
 - (c) MOSFET as sampling switch
 - (d) OpAmp Compensation techniques
 - (e) DAC Specifications